Journal of Multiple-Valued Logic and Soft Computing

Volume 11, Number 5-6, 2005

Special Issue to Recognize T. Higuchi’s Contributions to Multiple-Valued VLSI Computing

Guest Editors
M. Kameyama, T. Hanyu, and T. Aoki

Multiple-Valued Logic as a New Computing Paradigm – A Brief Survey of Higuchi’s Researchon Multiple-Valued Logic
MICHITAKA KAMEYAMA, TAKAHIRO HANYU and TAKAFUMI AOKI
full text

Exact and Heuristic Minimization of the Average Path Length in Decision Diagrams
SHINOBU NAGAYAMA, ALAN MISHCHENKO, TSUTOMU SASAO and JON T. BUTLER
abstract
full text

Four-Valued Magnetic Random Access Memory Based on Magneto Tunnel Junction and Resonant Tunneling Diode
TETSUYA UEMURA and MASAFUMI YAMAMOTO
abstract
full text

Design of a Low-Power Multiple-Valued Integrated Circuit Based on Dynamic Source-Coupled Logic
AKIRA MOCHIZUKI, TAKAHIRO HANYU and MICHITAKA KAMEYAMA
abstract
full text

Control Signal Multiplexing Based Asynchronous Data Transfer Scheme Using Multiple-Valued Bidirectional Current-Mode Circuits
TOMOHIRO TAKAHASHI and TAKAHIRO HANYU
abstract
full text

Design of Multiple-Valued Logic Circuits Using Graph-Based Evolutionary Synthesis
MASANORI NATSUI, NAOFUMI HOMMA, TAKAFUMI AOKI, and TATSUO HIGUCHI
abstract
full text

Prototype Fabrication of Field-Programmable Digital Filter LSIs Using Multiple-Valued Current-Mode Logic – Device Scaling and Future Prospects
KATSUHIKO DEGAWA, TAKAFUMI AOKI and TATSUO HIGUCHI
abstract
full text

Terary GFSOP Minimization Using Kronecker Decision Diagrams and Their Synthesis with Quantum Cascades
MOZAMMEL H. A. KHAN, MAREK A. PERKOWSKI, MUJIBUR R. KHAN and PAWEL KERNTOPF
abstract
full text

Intra/Inter-Chip CDMA Communications for Efficient Data Transmission Towards New Paradigm of Computing
YASUSHI YUMINAKA
abstract
full text

Logic-in-Memory VLSI circuit for Fully Parallel Nearest Pattern Matching Based on Floating-Gate-MOS Pass-Transistor Logic
TAKAHIRO HANYU, SHUNICHI KAERIYAMA and MICHITAKA KAMEYAMA
abstract
full text