JAPED HomeIssue Contents

New Noise Tolerance Improvement Techniques for Dynamic Logic Circuits
Viveka Paliwal, Rajeevan Chandel and Sankar Sarkar

With the continuance of aggressive scaling in IC technology, integrated circuit noise tolerance has become a design concern of utmost importance. In this paper domino-OR based noise tolerant dynamic circuit techniques are proposed. The merits of these techniques are adjudged by comparison with highly noise tolerant circuits available in literature. Results extracted from SPICE simulations of circuit performance in 70nm technology node are used for comparison. Noise immunity curve, ANTE, DANTE, PANTE, NANTE are considered as performance metrics for estimating the noise tolerance. One of the proposed circuits results in 5.8X and 6X improvement in power and energy normalized ANTE respectively. The second technique proposed, offers highest noise immunity amongst the techniques considered.

Keywords: Domino, charge leakage, crosstalk, noise immunity curve, stacking effect, average noise threshold energy.

Full Text (IP)