Design of Multiple-valued Arithmetic Circuits Using Counter Tree Diagrams
Naofumi Homma, Katsuhiko Degawa, Takafumi Aoki and Tatsuo Higuchi
This paper presents a novel approach to designing multiple-valued arithmetic circuits based on a unified representation of addition algorithms called Counter Tree Diagrams (CTDs). By using CTDs, we can derive possible variations of addition algorithms in a systematic way without using specific knowledge about underlying arithmetic fundamentals. For any weighted number system, we can design the optimal adder structure by trying every possible CTD representation. In this paper, the potential of the CTD-based method is demonstrated through an experimental design of the Redundant-Binary (RB) adder in multiple-valued current-mode logic. We successfully obtained the RBadder that achieves about 27–57% higher performance in terms of power-delay product compared with the conventional designs.