JAPED HomeIssue Contents

A Novel FPGA Based Real-time Histogram Equalization Circuit for Infrared Image Enhancement
A. M. Alsuwailem

A novel design for real-time Histogram Equalization circuit for infrared image enhancement based on Field Programmable Gate Arrays (FPGAs) is presented. The design makes use of counters in conjunction with a special decoder designed to compute the histogram statistics and equalization in parallel. The proposed system is fast, simple, and flexible with reasonable development cost. Timing simulation of the proposed system is verified using Altera software package (Quartus).

Full Text (IP)