JAPED HomeIssue Contents

Behavioral Modeling and Simulation of Dual Cascaded PLL Based Frequency Synthesizer
Ahmed Telba, Syed Manzoor Qasim, James M. Noras, Bandar Almashary, and Mohd. A. El Ela

In this paper, behavioral model of a dual cascaded Phase Locked Loop (PLL) based frequency synthesizer is presented and the results are validated through SystemVision simulation using Very High Speed Integrated Circuit Hardware Description Language-Analog Mixed Signal (VHDLAMS). Dual Cascaded PLL consists of a low jitter PLL employing a Voltage Controlled Crystal Oscillator (VCXO) followed by a wideband PLL employing normal Voltage Controlled Oscillator (VCO). The advantage of using dual PLL in cascade configuration is that it provides very good performance in terms of low jitter as compared to a single PLL based frequency synthesizer. Simulation results obtained are found to be in good agreement with the theoretical calculations.

Keywords: Behavioral Modeling, Frequency Synthesizer, Jitter, Phase Locked loop, Simulation, VHDL-AMS.

Full Text (IP)