MVLSC HomeIssue Contents

Design Methods for Binary to Decimal Converters Using Arithmetic Decompositions
Yukihiro Iguchi, Tsutomu Sasao and Munehiro Matsuura

In digital signal processing, radixes other than two are often used for high-speed computation. In the computation for finance, decimal numbers are used instead of binary numbers. In such cases, radix converters are necessary. This paper considers design methods for binary to q-nary converters. It introduces a new design technique based on weighted-sum (WS) functions. The method computes a WS function for each digit by an LUT cascade and a binary adder, then adds adjacent digits with q-nary adders. A 16-bit binary to decimal converter is designed to show the method.

Full Text (IP)