JAPED Home • Issue Contents

p. 249-270
Design and Analysis of New Efficient OTA Based Low Leakage Switch Mode Power Supply
Shubham Kumar and Shyam Akashe
Abstract
Full Text (IP)

p. 271-279
Design and Optimization of Power Efficient Shift Register Using Five-Transistor Based D-Flip flop
Harshit Singh, M. Meenalakshmi and Shyam Akashe
Abstract
Full Text (IP)

p. 281-286
Analysis of NAND Gate by Using Hybrid Electro-optic Circuitry
Sonali Bhatnagar and Nikhil Saxena
Abstract
Full Text (IP)

p. 287-293
Design a Low-Power D Flip-Flop Using the 0.18 μm CMOS Technology
Suvigya Gupta and Nikhil Saxena
Abstract
Full Text (IP)

p. 295-304
A 105-nW, 0.6-V Sub-Threshold Op Amp Using SDDG FinFET Transistors
Jainendra Tripathi, Ranjeet Singh Tomar and Shyam Akashe
Abstract
Full Text (IP)

p. 305-315
Simulation and Verification of LECTOR 6T FinFET SRAM: A Low Leakage Cell
Shyam Sharma, Darpan Verma, Saurabh Khandelwal and Shyam Akashe
Abstract
Full Text (IP)

p. 317-327
FPGA and ASIC Implementation of RS(47, 41) Codec for Intelligent Home Networking System
Jagannath Samanta, Jaydeb Bhaumik and Soma Barman
Abstract
Full Text (IP)